SN54F573, SN74F573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SDFS011A - MARCH 1987 - REVISED OCTOBER 1993

- Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'F573 are transparent D-type latches. While the latch enable (LE) input is high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54F573 . . . J PACKAGE SN74F573 . . . DW OR N PACKAGE (TOP VIEW)



SN54F573 . . . FK PACKAGE (TOP VIEW)



The output enable (\overline{OE}) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54F573 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74F573 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each latch)


	INPUTS	OUTPUT				
OE	LE	D	Q			
L	Н	Н	Н			
L	Н	L	L			
L	L	Χ	Q ₀			
Н	Χ	Χ	Z			

SDFS011A - MARCH 1987 - REVISED OCTOBER 1993

logic symbol†

OE ΕN 11 LE C1 2 19 1D 1D **1Q** 3 18 2Q 2D 4 17 **3Q** 3D 5 16 4D 4Q 6 15 5Q 5D 7 14 6D 6Q 8 13 7D 7Q 9 12 8D

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1) .		–1.2 V to 7 V
Input current range		–30 mA to 5 mA
Voltage range applied to any output in	the disabled or power-off state .	0.5 V to 5.5 V
Voltage range applied to any output in	the high state	0.5 V to V _{CC}
Current into any output in the low state	: SN54F573	40 mA
	SN74F573	48 mA
Operating free-air temperature range:	SN54F573	–55°C to 125°C
	SN74F573	0°C to 70°C
Storage temperature range		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F573		SN74F573				
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			8.0			8.0	V
ΙΙΚ	Input clamp current			-18			-18	mA
ІОН	High-level output current			-3			-3	mA
loL	Low-level output current			20			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SDFS011A - MARCH 1987 - REVISED OCTOBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		SN54F573 SN74F573							
PARAMETER	TES	T CONDITIONS	MIN TYPT MAX			MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
	V 45V	I _{OH} = – 1 mA	2.5	3.4		2.5	3.4		
Voн	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
V	V 45V	$I_{OL} = 20 \text{ mA}$		0.3	0.5				V
V _{OL}	V _{CC} = 4.5 V	$I_{OL} = 24 \text{ mA}$					0.35	0.5	
lozh	$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$			50			50	μΑ
lozL	$V_{CC} = 5.5 V,$	$V_0 = 0.5 V$			-50			-50	μΑ
lį	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1			0.1	mA
lн	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μΑ
I _{IL}	$V_{CC} = 5.5 V,$	V _I = 0.5 V			- 0.6			- 0.6	mA
los [‡]	$V_{CC} = 5.5 \text{ V},$	$V_O = 0$	-60		-150	-60		-150	mA
ICCZ	$V_{CC} = 5.5 \text{ V},$	See Note 2		38	55		38	55	mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C 'F573		SN54F573		SN74F573		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _W	Pulse duration, LE high	6		6		6		ns
t _{su}	Setup time, data before LE↓	2		2		2		ns
th	Hold time, data after LE↓	3		3		3		ns

switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _I R _I	CC = 5 V _ = 50 p _ = 500 s _ = 25°C	F, Ω,	C _L R _L	C = 4.5 = 50 pF = 500 Ω = MIN to	,	V,	UNIT
	, ,	(′F573		SN54F573		SN74F573			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	D	_	2	4.9	7	1.5	9	2.2	8	
^t PHL		Q	1.2	3.3	5	1	8	1.2	6	ns
t _{PLH}	LE	0	4.2	8.6	11.5	3.7	13.5	4.2	13	
^t PHL	LE	Q	2.2	4.8	7	1.5	9	2.2	8	ns
^t PZH	ŌĒ	0	1.2	4.6	11	1	13	1.2	12	
t _{PZL}		Q	1.2	5.2	7.5	1	10	1.2	8.5	ns
^t PHZ	ŌĒ	0	1.2	4.1	6.5	1	8.5	1.2	7.5	ns
^t PLZ		Q	1.2	3.4	6	1	7	1.2	6	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: ICCZ is measured with \overline{OE} at 4.5 V and all other inputs grounded.