
# **Universal Decade Counter**

The MC10137 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications. The synchronous count feature makes the MC10137 suitable for either computers or instrumentation.


Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count. The Carry Out on the MC10137 is partially decoded from Q1 and Q2 directly, so in the preset mode the condition of the Carry Out after the Clock's positive excursion will depend on the condition of Q1 and/or Q2. The counter changes state only on the positive going edge of the clock. Any other input may change at any time except during the positive transition of the Clock. The sequence for counting out of improper states is as shown in the State Diagrams.

 $\begin{array}{l} \mathsf{P}_{\mathsf{D}} = 625 \text{ mW typ/pkg (No Load)} \\ \mathsf{f}_{\mathsf{count}} = 150 \text{ MHz typ} \\ \mathsf{t}_{\mathsf{pd}} = 3.3 \text{ ns typ } (\mathsf{C}\_\underline{\mathsf{Q}}) \\ = 7.0 \text{ ns typ } (\underline{\mathsf{C}}\_\overline{\mathsf{C}}_{\mathsf{out}}) \\ = 5.0 \text{ ns typ } (\mathsf{C}_{\mathsf{in}}\_\overline{\mathsf{C}}_{\mathsf{out}}) \end{array}$ 




# FUNCTION SELECT TABLE

S1	S2	Operating Mode
L	L	Preset (Program)
L	Н	Increment (Count Up)
Н	L	Decrement (Count Down)
н н		Hold (Stop Count)




# PIN ASSIGNMENT





3/93

LOGIC DIAGRAM



NOTE: Flip-flops will toggle when all T inputs are low.

INPUTS								OUTPUTS					
S1	S2	D0	D1	D2	D3	C <u>ar</u> ry In	Clock	Q0	Q1	Q2	Q3	C <u>arr</u> y Out	
L	L	Н	н	Н	L	Х	Н	Н	Н	Н	L	Н	
L	н	Х	Х	Х	Х	L	н	L	L	L	н	Н	
L	н	Х	Х	Х	Х	L	н	н	L	L	н	L	
L	н	Х	х	х	х	L	Н	L	L	L	L	н	
L	Н	Х	Х	Х	Х	L	Н	Н	L	L	L	Н	
L	н	Х	Х	Х	Х	Н	L	н	L	L	L	Н	
L	н	Х	Х	Х	Х	Н	н	н	L	L	L	Н	
н	н	Х	Х	Х	Х	Х	н	н	L	L	L	Н	
L	L	н	н	L	L	Х	Н	н	н	L	L	н	
Н	L	Х	Х	Х	Х	L	Н	L	Н	L	L	Н	
н	L	Х	х	Х	Х	L	н	н	L	L	L	н	
н	L	Х	Х	Х	Х	L	Н	L	L	L	L	L	

### **SEQUENTIAL TRUTH TABLE\***

\* Truth table shows logic states assuming inputs vary in sequence shown from top to bottom. \*\* A clock H is defined as a clock input transition from a low to a high logic level.

# **ELECTRICAL CHARACTERISTICS**

Characteristic			Pin Under	Test Limits							
		Symbol		–30°C		+25°C			+85°C		1
			Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current		١E	8		165		120	150		165	mAdc
Input Current		linH	5,6,11,12 7 9,10 13		350 425 390 460			220 265 245 290		220 265 245 290	μAdc
		l <sub>inL</sub>	All	0.5		0.5			0.3		μAdc
Output Voltage	Logic 1	VOH	14 (2.)	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage	Logic 0	VOL	14 (2.)	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltag	je Logic 1	VOHA	14 (2.)	-1.080		-0.980			-0.910		Vdc
Threshold Voltag	je Logic 0	VOLA	14 (2.)		-1.655			-1.630		-1.595	Vdc
Switching Times	(50 $\Omega$ Load)										ns
Propagation Dela	ay Clock Input	<sup>t</sup> 13+14+ <sup>t</sup> 13+14– <sup>t</sup> 13+4+ <sup>t</sup> 13+4–	14 14 4 4	0.8 0.8 2.0 2.0	4.8 4.8 10.9 10.9	1.0 1.0 2.5 2.5	3.3 3.3 7.0 7.0	4.5 4.5 10.5 10.5	1.1 1.1 2.4 2.4	5.0 5.0 11.5 11.5	
Carry In to Carry Out		t <sub>10–4–</sub> t <sub>10+4+</sub>	4 (3.) 4	1.6 1.6	7.4 7.4	1.6 1.6	5.0 5.0	6.9 6.9	1.9 1.9	7.5 7.5	
Setup Time	Data Inputs	<sup>t</sup> 12+13+ <sup>t</sup> 12–13+	14 14	3.5 3.5		3.5 3.5			3.5 3.5		
	Select Inputs	<sup>t</sup> 9+13+ <sup>t</sup> 7+13+	14 14	7.5 7.5		7.5 7.5			7.5 7.5		
	Carry In Input	<sup>t</sup> 10–13+ <sup>t</sup> 13+10+	14 14	4.5 -1.0		3.7 –1.0			4.5 -1.0		
Hold Time	Data Inputs	<sup>t</sup> 13+12+ <sup>t</sup> 13+12–	14 14	0 0		0 0			0 0		
	Select Inputs	<sup>t</sup> 13+9+ <sup>t</sup> 13+7+	14 14	-2.5 -2.5		-2.5 -2.5			-2.5 -2.5		
	Carry In Input	<sup>t</sup> 13+10– <sup>t</sup> 10+13+	14 14	-1.6 4.0		-1.6 3.1			-1.6 4.0		
Counting Frequency		<sup>f</sup> countup <sup>f</sup> countdown	14 14	125 125		125 125	150 150		125 125		MHz
Rise Time	(20 to 80%)	<sup>t</sup> 4+ <sup>t</sup> 14+	4 14	0.9 0.9	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.5 3.5	ns
Fall Time	(20 to 80%)	t4– t <sub>14</sub> –	4 14	0.9 0.9	3.3 3.3	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.5 3.5	

- VIH appears at clock input (Pin 13).

Individually apply V<sub>ILmin</sub> to pin under test.
Measure output after clock pulse V<sub>IL</sub>
Before test set Q1 and Q2 outputs to a logic low.

# ELECTRICAL CHARACTERISTICS (continued)


	@ Test Temperature				V <sub>ILmin</sub>	VIHAmin	VILAmax	VEE	
		–30°C	-0.890	-1.890	-1.205	-1.500	-5.2		
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin Under	TEST V					
Characteristic		Symbol	Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>	(V <sub>CC</sub> ) Gnd
Power Supply Drain Current		Ξ	8					8	1, 16
Input Current		linH	5,6,11,12 7 9,10	5,6,11,12 7 9,10				8 8 8	1, 16 1, 16 1, 16
			13	13				8	1, 16
		l <sub>inL</sub>	All		Note 1.			8	1, 16
Output Voltage	Logic 1	Voн	14 (2.)	12	7,9			8	1, 16
Output Voltage	Logic 0	VOL	14 (2.)		7, 9			8	1, 16
Threshold Voltage	Logic 1	V <sub>OHA</sub>	14 (2.)		7, 9	12		8	1, 16
Threshold Voltage	Logic 0	VOLA	14 (2.)		7, 9		12	8	1, 16
Switching Times	(50Ω Load)			+1.11V	+0.31V	Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation Delay	Clock Input	<sup>t</sup> 13+14+ <sup>t</sup> 13+14– <sup>t</sup> 13+4+ <sup>t</sup> 13+4–	14 14 4 4	12 7 7		13 13 13 13	14 14 4 4	8 8 8 8	1, 16 1, 16 1, 16 1, 16
Carr	y In to Carry Out	<sup>t</sup> 10–4– <sup>t</sup> 10+4+	4 (3.) 4	7 7	13 13	10 10	4 4	8 8	1, 16 1, 16
Setup Time	Data Inputs	<sup>t</sup> 12+13+ <sup>t</sup> 12–13+	14 14		7, 9 7, 9	12, 13 12, 13	14 14	8 8	1, 16 1, 16
	Select Inputs	<sup>t</sup> 9+13+ <sup>t</sup> 7+13+	14 14			9, 13 7, 13	14 14	8 8	1, 16 1, 16
	Carry In Inputs	<sup>t</sup> 10–13+ <sup>t</sup> 13+10+	14 14	7 7	9 9	10, 13 10, 13	14 14	8 8	1, 16 1, 16
Hold Time	Data Inputs	<sup>t</sup> 13+12+ <sup>t</sup> 13+12–	14 14		7, 9 7, 9	12, 13 12, 13	14 14	8 8	1, 16 1, 16
	Select Inputs	<sup>t</sup> 13+9+ <sup>t</sup> 13+7+	14 14			9, 13 7, 13	14 14	8 8	1, 16 1, 16
	Carry In Inputs	<sup>t</sup> 13+10– <sup>t</sup> 10+13+	14 14	7 7	9 9	10, 13 10, 13	14 14	8 8	1, 16 1, 16
Counting Frequency		<sup>f</sup> countup <sup>f</sup> countdown	14 14	7 9		13 13	14 14	8 8	1, 16 1, 16
Rise Time	(20 to 80%)	<sup>t</sup> 4+ t <sub>14+</sub>	4 14	7 7		13 13	4 14	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t <sub>4-</sub> t <sub>14-</sub>	4 14	7 7		13 13	4 14	8 8	1, 16 1, 16

1. Individually test each input; apply  $V_{ILmin}$  to pin under test.

2. Measure output after clock pulse  $V_{II}$  VIH appears at clock input (Pin 13).


3. Before test set all Q outputs to a logic high.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.



# SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C

## **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and *w* are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

 $\Diamond$ 

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



