

## Hysteretic PFET Buck Controller

Check for Samples: [LM3485](#)

### FEATURES

- Easy to Use Control Methodology
- No Control Loop Compensation Required
- 4.5V to 35V Wide Input Range
- 1.242V to  $V_{IN}$  Adjustable Output Range
- High Efficiency 93%
- $\pm 1.3\%$  ( $\pm 2\%$  Over Temp) Internal Reference
- 100% Duty Cycle
- Maximum Operating Frequency > 1MHz
- Current Limit Protection
- VSSOP-8

### APPLICATIONS


- Set-Top Box
- DSL or Cable Modem
- PC/IA
- Auto PC
- TFT Monitor
- Battery Powered Portable Applications
- Distributed Power Systems
- Always On Power

### DESCRIPTION

The LM3485 is a high efficiency PFET switching regulator controller that can be used to quickly and easily develop a small, low cost, switching buck regulator for a wide range of applications. The hysteretic control architecture provides for simple design without any control loop stability concerns using a wide variety of external components. The PFET architecture also allows for low component count as well as ultra-low dropout, 100% duty cycle operation. Another benefit is high efficiency operation at light loads without an increase in output ripple.

Current limit protection is provided by measuring the voltage across the PFET's  $R_{DS(ON)}$ , thus eliminating the need for a sense resistor. The cycle-by-cycle current limit can be adjusted with a single resistor, ensuring safe operation over a range of output currents.


### Typical Application Circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

## Connection Diagram



**Figure 1. Top View  
8-Lead Plastic VSSOP-8  
Package Number DGK (S-PDSO-G8)**

### PIN DESCRIPTIONS

Pin Name	Pin No.	Description
ISENSE	1	The current sense input pin. This pin should be connected to Drain node of the external PFET.
GND	2	Signal ground.
NC	3	No connection.
FB	4	The feedback input. Connect the FB to a resistor voltage divider between the output and GND for an adjustable output voltage.
ADJ	5	Current limit threshold adjustment. It connects to an internal 5.5 $\mu$ A current source. A resistor is connected between this pin and the input Power Supply. The voltage across this resistor is compared with the V <sub>DS</sub> of the external PFET to determine if an over-current condition has occurred.
PWR GND	6	Power ground.
PGATE	7	Gate Drive output for the external PFET. PGATE swings between V <sub>IN</sub> and V <sub>IN</sub> -5V.
VIN	8	Power supply input pin.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings <sup>(1)</sup>

VIN Voltage		-0.3V to 36V
PGATE Voltage		-0.3V to 36V
FB Voltage		-0.3V to 5V
ISENSE Voltage		-1.0V to 36V
ADJ Voltage		-0.3V to 36V
Maximum Junction Temperature		150°C
Power Dissipation		417mW at T <sub>A</sub> = 25°C
ESD Susceptibility	Human Body Model <sup>(2)</sup>	2kV
Lead Temperature	Vapor Phase (60 sec.)	215°C
	Infrared (15 sec.)	220°C
Storage Temperature		-65°C to 150°C

(1) Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be ensured. For specifications and test conditions, see the Electrical Characteristics.

(2) The human body model is a 100 pF capacitor discharged through a 1.5k $\Omega$  resistor into each pin.

### Operating Ratings <sup>(1)</sup>

Supply Voltage	4.5V to 35V
Operating Junction Temperature	-40°C to +125°C

(1) Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be ensured. For specifications and test conditions, see the Electrical Characteristics.

## Electrical Characteristics







Specifications in Standard type face are for  $T_J = 25^\circ\text{C}$ , and in **bold type face** apply over the full **Operating Temperature Range** ( $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ). Unless otherwise specified,  $V_{IN} = 12\text{V}$ ,  $V_{ISNS} = V_{IN} - 1\text{V}$ , and  $V_{ADJ} = V_{IN} - 1.1\text{V}$ . Datasheet min/max specification limits are specified by design, test, or statistical analysis.

Symbol	Parameter	Test Conditions	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Unit
$I_Q$	Quiescent Current at ground pin	$V_{FB} = 1.5\text{V}$ (Not Switching)		250	<b>400</b>	$\mu\text{A}$
$V_{FB}$	Feedback Voltage <sup>(3)</sup>		1.226 <b>1.217</b>	1.242	1.258 <b>1.267</b>	V
$V_{HYST}$	Comparator Hysteresis			10 <b>14</b>	15 <b>20</b>	mV
$V_{CL}$ <sup>(4)</sup>	Current limit comparator trip voltage	$R_{ADJ} = 20\text{k}\Omega$ $R_{ADJ} = 160\text{k}\Omega$		110 880		mV
$V_{CL\_OFFSET}$	Current limit comparator offset	$V_{FB} = 1.5\text{V}$	<b>-20</b>	0	<b>+20</b>	mV
$I_{CL\_ADJ}$	Current limit ADJ current source	$V_{FB} = 1.5\text{V}$	<b>3.0</b>	5.5	<b>7.0</b>	$\mu\text{A}$
$T_{CL}$	Current limit one shot off time	$V_{ADJ} = 11.5\text{V}$ $V_{ISNS} = 11.0\text{V}$ $V_{FB} = 1.0\text{V}$	<b>6</b>	9	<b>14</b>	$\mu\text{s}$
$R_{PGATE}$	Driver resistance	Source $I_{SOURCE} = 100\text{mA}$ Sink $I_{SINK} = 100\text{mA}$		5.5 8.5		$\Omega$
$I_{PGATE}$	Driver Output current	Source $V_{IN} = 7\text{V}$ , $P_{GATE} = 3.5\text{V}$ Sink $V_{IN} = 7\text{V}$ , $P_{GATE} = 3.5\text{V}$		0.44 0.32		A
$I_{FB}$	FB pin Bias Current <sup>(5)</sup>	$V_{FB} = 1.0\text{V}$		300	<b>750</b>	nA
$T_{ONMIN\_NOR}$	Minimum on time in normal operation	$V_{ISNS} = V_{ADJ} + 0.1\text{V}$ $C_{load}$ on OUT = $1000\text{pF}$ <sup>(6)</sup>		100		ns
$T_{ONMIN\_CL}$	Minimum on time in current limit	$V_{ISNS} = V_{ADJ} + 0.1\text{V}$ $V_{FB} = 1.0\text{V}$ $C_{load}$ on OUT = $1000\text{pF}$ <sup>(6)</sup>		175		ns
$\%V_{FB}/\Delta V_{IN}$	Feedback Voltage Line Regulation	$4.5 \leq V_{IN} \leq 35\text{V}$		0.010		$\%/V$

- (1) All limits are specified at room temperature (standard type face) and at **temperature extremes (bold type face)**. All room temperature limits are 100% tested. All limits at **temperature extremes** are specified via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).
- (2) Typical numbers are at  $25^\circ\text{C}$  and represent the most likely norm.
- (3) The  $V_{FB}$  is the trip voltage at the FB pin when PGATE switches from high to low.
- (4)  $V_{CL} = I_{CL\_ADJ} \cdot R_{ADJ}$
- (5) Bias current flows out from the FB pin.
- (6) A  $1000\text{pF}$  capacitor is connected between  $V_{IN}$  and PGATE.

### Typical Performance Characteristics


Unless otherwise specified,  $T_J = 25^\circ\text{C}$




**Typical Performance Characteristics (continued)**

Unless otherwise specified,  $T_J = 25^\circ\text{C}$


**PGATE Voltage vs Input Voltage**




**Typical  $V_{PGATE}$  vs Time**  
 $V_{IN} = 9\text{V}$




**Minimum ON Time vs Temperature**




**Operating ON Time vs Output Load Current**  
 $(V_{IN} = 4.5\text{V})$



**Operating ON Time vs Output Load Current**  
 $(V_{IN} = 12\text{V})$









**Efficiency vs Load Current**  
 $(V_{OUT} = 3.3\text{V}, L = 6.8\mu\text{H})$






### Typical Performance Characteristics (continued)

Unless otherwise specified,  $T_J = 25^\circ\text{C}$




**Typical Performance Characteristics (continued)**

Unless otherwise specified,  $T_J = 25^\circ\text{C}$



## BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

## OVERVIEW

The LM3485 is buck (step-down) DC-DC controller that uses a hysteretic control scheme. The comparator is designed with approximately 10mV of hysteresis. In response to the voltage at the FB pin, the gate drive (PGATE pin) turns the external PFET on or off. When the inductor current is too high, the current limit protection circuit engages and turns the PFET off for approximately 9 $\mu$ s.

Hysteretic control does not require an internal oscillator. Switching frequency depends on the external components and operating conditions. Operating frequency reduces at light loads resulting in excellent efficiency compared to other architectures.

2 external resistors can easily program the output voltage. The output can be set in a wide range from 1.242V (typical) to  $V_{IN}$ .

## HYSTERETIC CONTROL CIRCUIT

The LM3485 uses a comparator based voltage control loop. The feedback is compared to a 1.242V reference and a 10mV hysteresis is designed into the comparator to ensure noise free operation.

When the FB input to the comparator falls below the reference voltage, the output of the comparator moves to a low state. This results in the driver output, PGATE, pulling the gate of the PFET low and turning on the PFET. With the PFET on, the input supply charges  $C_{out}$  and supplies current to the load via the series path through the PFET and the inductor. Current through the inductor ramps up linearly and the output voltage increases. As the FB voltage reaches the upper threshold, which is the internal reference voltage plus 10mV, the output of the comparator changes from low to high, and the PGATE responds by turning the PFET off. As the PFET turns off, the inductor voltage reverses, the catch diode turns on, and the current through the inductor ramps down. Then, as the output voltage reaches the internal reference voltage again, the next cycle starts.



The LM3485 operates in discontinuous conduction mode at light load current or continuous conduction mode at heavy load current. In discontinuous conduction mode, current through the inductor starts at zero and ramps up to the peak, then ramps down to zero. Next cycle starts when the FB voltage reaches the internal voltage. Until then, the inductor current remains zero. Operating frequency is lower and switching losses reduce. In continuous conduction mode, current always flows through the inductor and never ramps down to zero.

The output voltage ( $V_{OUT}$ ) can be programmed by 2 external resistors. It can be calculated as follows:

$$V_{OUT} = 1.242 * ( R1 + R2 ) / R2 \tag{1}$$




Figure 2. Hysteretic Window

The minimum output voltage ripple ( $V_{OUT\_PP}$ ) can be calculated in the same way.

$$V_{OUT\_PP} = V_{HYST} ( R1 + R2 ) / R2 \tag{2}$$

For example, with  $V_{OUT}$  set to 3.3V,  $V_{OUT\_PP}$  is 26.6mV

$$V_{OUT\_PP} = 0.01 * ( 33K + 20K ) / 20K = 0.0266V \tag{3}$$


Operating frequency (F) is determined by knowing the input voltage, output voltage, inductor,  $V_{HYST}$ , ESR (Equivalent Series Resistance) of output capacitor, and the delay. It can be approximately calculated using the formula:

$$F = \frac{V_{OUT}}{V_{IN}} * \frac{(V_{IN} - V_{OUT}) * ESR}{(V_{HYST} * \alpha * L) + (V_{IN} * delay * ESR)} \tag{4}$$

where:

$$\alpha : ( R1 + R2 ) / R2$$

delay: It includes the LM3485 propagation delay time and the PFET delay time. The propagation delay is 90ns typically (see Figure 3).



**Figure 3. Propagation Delay**

The operating frequency and output ripple voltage can also be significantly influenced by the speed up capacitor ( $C_{ff}$ ).  $C_{ff}$  is connected in parallel with the high side feedback resistor,  $R_1$ . The location of this capacitor is similar to where a feed forward capacitor would be located in a PWM control scheme. However its effect on hysteretic operation is much different. The output ripple causes a current to be sourced or sunk through this capacitor. This current is essentially a square wave. Since the input to the feedback pin, FB, is a high impedance node, the current flows through  $R_2$ . The end result is a reduction in output ripple and an increase in operating frequency. When adding  $C_{ff}$ , calculate the formula above with  $\alpha = 1$ . The value of  $C_{ff}$  depend on the desired operating frequency and the value of  $R_2$ . A good starting point is 470pF ceramic at 100kHz decreasing linearly with increased operating frequency. Also note that as the output voltage is programmed below 2.5V, the effect of  $C_{ff}$  will decrease significantly.

## CURRENT LIMIT OPERATION

The LM3485 has a cycle-by-cycle current limit. Current limit is sensed across the  $V_{DS}$  of the PFET or across an additional sense resistor. When current limit is activated, the LM3485 turns off the external PFET for a period of 9µs (typical). The current limit is adjusted by an external resistor,  $R_{ADJ}$ .

The current limit circuit is composed of the ISENSE comparator and the one-shot pulse generator. The positive input of the ISENSE comparator is the ADJ pin. An internal 5.5µA current sink creates a voltage across the external  $R_{ADJ}$  resistor. This voltage is compared to the voltage across the PFET or sense resistor. The ADJ voltage can be calculated as follows:

$$V_{ADJ} = V_{IN} - (R_{ADJ} * 3.0\mu A) \quad (5)$$

Where 3.0µA is the minimum  $I_{CL-ADJ}$  value.

The negative input of the ISENSE comparator is the ISENSE pin that should be connected to the drain of the external PFET. The inductor current is determined by sensing the  $V_{DS}$ . It can be calculated as follows.

$$V_{ISENSE} = V_{IN} - (R_{DSON} * I_{IND\_PEAK}) = V_{IN} - V_{DS} \quad (6)$$




Figure 4. Current Sensing by  $V_{DS}$

The current limit is activated when the voltage at the ADJ pin exceeds the voltage at the  $I_{SENSE}$  pin. The ISENSE comparator triggers the  $9\mu s$  one shot pulse generator forcing the driver to turn the PFET off. The driver turns the PFET back on after  $9\mu s$ . If the current has not reduced below the set threshold, the cycle will repeat continuously.

A filter capacitor,  $C_{ADJ}$ , should be placed as shown in Figure 4.  $C_{ADJ}$  filters unwanted noise so that the ISENSE comparator will not be accidentally triggered. A value of 100pF to 1nF is recommended in most applications. Higher values can be used to create a soft-start function (see START UP).

The current limit comparator has approximately 100ns of blanking time. This ensures that the PFET is fully on when the current is sensed. However, under extreme conditions such as cold temperature, some PFETs may not fully turn on within the blanking time. In this case, the current limit threshold must be increased. If the current limit function is used, the on time must be greater than 100ns. Under low duty cycle operation, the maximum operating frequency will be limited by this minimum on time.

During current limit operation, the output voltage will drop significantly as will operating frequency. As the load current is reduced, the output will return to the programmed voltage. However, there is a current limit fold back phenomenon inherent in this current limit architecture. See Figure 5.




Figure 5. Current Limit Fold Back Phenomenon

At high input voltages (>28V) increased undershoot at the switch node can cause an increase in the current limit threshold. To avoid this problem, a low  $V_f$  Schottky catch diode must be used (see CATCH DIODE SELECTION (D1)). Additionally, a resistor can be placed between the ISENSE pin and the switch node. Any value up to approximately 600Ω is recommended.

## START UP

The current limit circuit is active during start-up. During start-up the PFET will stay on until either the current limit or the feedback comparator is tripped

If the current limit comparator is tripped first then the fold back characteristic should be taken into account. Start-up into full load may require a higher current limit set point or the load must be applied after start-up.

One problem with selecting a higher current limit is inrush current during start-up. Increasing the capacitance ( $C_{ADJ}$ ) in parallel with  $R_{ADJ}$  results in soft-start.  $C_{ADJ}$  and  $R_{ADJ}$  create an RC time constant forcing current limit to activate at a lower current. The output voltage will ramp more slowly when using the soft-start functionality. There are example start-up plots for  $C_{ADJ}$  equal to 1nF and 10nF in the Typical Performance Characteristics. Lower values for  $C_{ADJ}$  will have little to no effect on soft-start.

## EXTERNAL SENSE RESISTOR

The  $V_{DS}$  of a PFET will tend to vary significantly over temperature. This will result an equivalent variation in current limit. To improve current limit accuracy an external sense resistor can be connected from  $V_{IN}$  to the source of the PFET, as shown in Figure 6.




Figure 6. Current Sensing by External Resistor

## PGATE

When switching, the PGATE pin swings from  $V_{IN}$  (off) to some voltage below  $V_{IN}$  (on). How far the PGATE will swing depends on several factors including the capacitance, on time, and input voltage.

As shown in the Typical Performance Characteristics, PGATE voltage swing will increase with decreasing gate capacitance. Although PGATE voltage will typically be around  $V_{IN}-5V$ , with every small gate capacitances, this value can increase to a typical maximum of  $V_{IN}-8.3V$ .

Additionally, PGATE swing voltage will increase as on time increases. During long on times, such as when operating at 100% duty cycle, the PGATE voltage will eventually fall to its maximum voltage of  $V_{IN}-8.3V$  (typical) regardless of the PFET gate capacitance.

The PGATE voltage will not fall below 0.4V (typical). Therefore, when the input voltage falls below approximately 9V, the PGATE swing voltage range will be reduced. At an input voltage of 7V, for instance, PGATE will swing from 7V to a minimum of 0.4V.

## DESIGN INFORMATION

Hysteretic control is a simple control scheme. However the operating frequency and other performance characteristics highly depend on external conditions and components. If either the inductance, output capacitance, ESR,  $V_{IN}$ , or  $C_{ff}$  is changed, there will be a change in the operating frequency and output ripple. The best approach is to determine what operating frequency is desirable in the application and then begin with the selection of the inductor and  $C_{OUT}$  ESR.

## INDUCTOR SELECTION (L1)

The important parameters for the inductor are the inductance and the current rating. The LM3485 operates over a wide frequency range and can use a wide range of inductance values. A good rule of thumb is to use the equations used for **Simple Switchers**®. The equation for inductor ripple ( $\Delta I$ ) as a function of output current ( $I_{OUT}$ ) is:

for  $I_{out} < 2.0Amps$

$$\Delta i \leq I_{out} * 0.386827 * I_{out}^{-0.366726}$$

for  $I_{out} > 2.0\text{Amps}$

$$\Delta i \leq I_{out} * 0.3$$

The inductance can be calculated based upon the desired operating frequency where:

$$L = \frac{V_{IN} - V_{DS} - V_{OUT}}{\Delta i} \cdot \frac{D}{f} \quad (7)$$

And

$$D = \frac{V_{OUT} + V_D}{V_{IN} - V_{DS} + V_D} \quad (8)$$

where D is the duty cycle,  $V_D$  is the diode forward voltage, and  $V_{DS}$  is the voltage drop across the PFET.

The inductor should be rated to the following:

$$I_{pk} = (I_{out} + \Delta i / 2) * 1.1 \quad (9)$$

$$I_{RMS} = \sqrt{I_{out}^2 + \frac{\Delta i^2}{3}} \quad (10)$$

The inductance value and the resulting ripple is one of the key parameters controlling operating frequency. The second is the ESR.

## OUTPUT CAPACITOR SELECTION ( $C_{OUT}$ )

The ESR of the output capacitor times the inductor ripple current is equal to the output ripple of the regulator. However, the  $V_{HYST}$  sets the first order value of this ripple. As ESR is increased with a given inductance, then operating frequency increases as well. If ESR is reduced then the operating frequency reduces.

The use of ceramic capacitors has become a common desire of many power supply designers. However, ceramic capacitors have a very low ESR resulting in a 90° phase shift of the output voltage ripple. This results in low operating frequency and increased output ripple. To fix this problem a low value resistor should be added in series with the ceramic output capacitor. Although counter intuitive, this combination of a ceramic capacitor and external series resistance provide highly accurate control over the output voltage ripple. The other types capacitor, such as Sanyo POS CAP and OS-CON, Panasonic SP CAP, Nichicon "NA" series, are also recommended and may be used without additional series resistance.

For all practical purposes, any type of output capacitor may be used with proper circuit verification.

## INPUT CAPACITOR SELECTION ( $C_{IN}$ )

A bypass capacitor is required between the input source and ground. It must be located near the source pin of the external PFET. The input capacitor prevents large voltage transients at the input and provides the instantaneous current when the PFET turns on.

The important parameters for the input capacitor are the voltage rating and the RMS current rating. Follow the manufacturer's recommended voltage derating. For high input voltage application, low ESR electrolytic capacitor, the Nichicon "UD" series or the Panasonic "FK" series, is available. The RMS current in the input capacitor can be calculated.

$$I_{RMS\_CIN} = I_{OUT} * \frac{(V_{OUT} * (V_{IN} - V_{OUT}))^{1/2}}{V_{IN}} \quad (11)$$

The input capacitor power dissipation can be calculated as follows.

$$P_{D(CIN)} = I_{RMS\_CIN}^2 * ESR_{CIN} \quad (12)$$

The input capacitor must be able to handle the RMS current and the  $P_D$ . Several input capacitors may be connected in parallel to handle large RMS currents. In some cases it may be much cheaper to use multiple electrolytic capacitors than a single low ESR, high performance capacitor such as OS-CON or Tantalum. The capacitance value should be selected such that the ripple voltage created by the charge and discharge of the capacitance is less than 10% of the total ripple across the capacitor.

## PROGRAMMING THE CURRENT LIMIT ( $R_{ADJ}$ )

The current limit is determined by connecting a resistor ( $R_{ADJ}$ ) between input voltage and the ADJ pin.

$$R_{ADJ} = I_{IND\_PEAK} * R_{DSON} / I_{CL\_ADJ} \quad (13)$$

where:

$R_{DSON}$  : Drain-Source ON resistance of the external PFET

$I_{CL\_ADJ}$  :  $3.0\mu A$  minimum

$$I_{IND\_PEAK} = I_{LOAD} + I_{RIPPLE}/2$$

Using the minimum value for  $I_{CL\_ADJ}$  ( $3.0\mu A$ ) ensures that the current limit threshold will be set higher than the peak inductor current.

The  $R_{ADJ}$  value must be selected to ensure that the voltage at the ADJ pin does not fall below 3.5V. With this in mind,  $R_{ADJ\_MAX} = (V_{IN}-3.5)/7\mu A$ . If a larger  $R_{ADJ}$  value is needed to set the desired current limit, either use a PFET with a lower  $R_{DSON}$ , or use a current sense resistor as shown in [Figure 6](#).

The current limit function can be disabled by connecting the ADJ pin to ground and ISENSE to VIN.

## CATCH DIODE SELECTION (D1)

The important parameters for the catch diode are the peak current, the peak reverse voltage, and the average power dissipation. The average current through the diode can be calculated as following.

$$I_{D\_AVE} = I_{OUT} * (1 - D) \quad (14)$$

The off state voltage across the catch diode is approximately equal to the input voltage. The peak reverse voltage rating must be greater than input voltage. In nearly all cases a Schottky diode is recommended. In low output voltage applications a low forward voltage provides improved efficiency. For high temperature applications, diode leakage current may become significant and require a higher reverse voltage rating to achieve acceptable performance.

## P-CHANNEL MOSFET SELECTION (Q1)

The important parameters for the PFET are the maximum Drain-Source voltage ( $V_{DS}$ ), the on resistance ( $R_{DSON}$ ), Current rating, and the input capacitance.

The voltage across the PFET when it is turned off is equal to the sum of the input voltage and the diode forward voltage. The  $V_{DS}$  must be selected to provide some margin beyond the input voltage.

PFET drain current,  $I_d$ , must be rated higher than the peak inductor current,  $I_{IND\_PEAK}$ .

Depending on operating conditions, the PGATE voltage may fall as low as  $V_{IN} - 8.3V$ . Therefore, a PFET must be selected with a  $V_{GS}$  greater than the maximum PGATE swing voltage.

As input voltage decreases below 9V, PGATE swing voltage may also decrease. At 5.0V input the PGATE will swing from  $V_{IN}$  to  $V_{IN} - 4.6V$ . To ensure that the PFET turns on quickly and completely, a low threshold PFET should be used when the input voltage is less than 7V.

However, PFET switching losses will increase as the  $V_{GS}$  threshold decreases. Therefore, whenever possible, a high threshold PFET should be selected. Total power loss in the FET can be approximated using the following equation:

$$P_{Dswitch} = R_{DSON} * I_{OUT}^2 * D + F * I_{OUT} * V_{IN} * (t_{on} + t_{off}) / 2 \quad (15)$$

where:

$t_{on}$  = FET turn on time

$t_{off}$  = FET turn off time

A value of 10ns to 20ns is typical for  $t_{on}$  and  $t_{off}$ .

A PFET should be selected with a turn on rise time of less than 100ns. Slower rise times will degrade efficiency, can cause false current limiting, and in extreme cases may cause abnormal spiking at the PGATE pin.

The  $R_{DSON}$  is used in determining the current limit resistor value,  $R_{ADJ}$ . Note that the  $R_{DSON}$  has a positive temperature coefficient. At 100°C, the  $R_{DSON}$  may be as much as 150% higher than the 25°C value. This increase in  $R_{DSON}$  must be considered it when determining  $R_{ADJ}$  in wide temperature range applications. If the current limit is set based upon 25°C ratings, then false current limiting can occur at high temperature.

Keeping the gate capacitance below 2000pF is recommended to keep switching losses and transition times low. This will also help keep the PFET drive current low, which will improve efficiency and lower the power dissipation within the controller.

As gate capacitance increases, operating frequency should be reduced and as gate capacitance decreases operating frequency can be increased.

## PCB Layout

The PC board layout is very important in all switching regulator designs. Poor layout can cause switching noise into the feedback signal and general EMI problems. For minimal inductance, the wires indicated by heavy lines should be as wide and short as possible. Keep the ground pin of the input capacitor as close as possible to the anode of the diode. This path carries a large AC current. The switching node, the node with the diode cathode, inductor, and FET drain, should be kept short. This node is one of the main sources for radiated EMI since it is an AC voltage at the switching frequency. It is always good practice to use a ground plane in the design, particularly at high currents.

The two ground pins, PWR GND and GND, should be connected by as short a trace as possible; they can be connected underneath the device. These pins are resistively connected internally by approximately 50Ω. The ground pins should be tied to the ground plane, or to a large ground trace in close proximity to both the FB divider and  $C_{OUT}$  grounds.

The gate pin of the external PFET should be located close to the PGATE pin. However, if a very small FET is used, a resistor may be required between PGATE and the gate of the FET to reduce high frequency ringing. Since this resistor will slow the PFET's rise time, the current limit blanking time should be taken into consideration (see [CURRENT LIMIT OPERATION](#)).

The feedback voltage signal line can be sensitive to noise. Avoid inductive coupling to the inductor or the switching node, by keeping the FB trace away from these areas.




Figure 7. Typical PCB Layout Schematic (3.3V output)




Figure 8. Top Layer,  
Typical PCB Layout (3.3V Output)




Figure 9. Bottom Layer,  
Typical PCB Layout (3.3V Output)




Figure 10. Silk Screen,  
Typical PCB Layout (3.3V Output)

- C1:  $C_{IN}$  22 $\mu$ F/35V EEJL1VD226R (Panasonic)
- C2:  $C_{OUT}$  100 $\mu$ F/6.3V 6TPC100M (Sanyo)
- C3:  $C_{ADJ}$  1nF Ceramic Chip Capacitor
- C4:  $C_{FF}$  100pF Ceramic Chip Capacitor
- D1: 1A/40V MBRS140T3 (On Semiconductor)
- L1: 22 $\mu$ H :QH66SN220M01L (Murata)
- Q1: FDC5614P (Fairchild)
- R1: 33k $\Omega$  Chip Resistor
- R2: 20k $\Omega$  Chip Resistor
- R3:  $R_{ADJ}$  24k $\Omega$  Chip Resistor



---

**REVISION HISTORY**

<b>Changes from Revision F (February 2013) to Revision G</b>	<b>Page</b>
• Changed layout of National Data Sheet to TI format .....	<a href="#">16</a>

---

**CKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Sample
LM3485MM	ACTIVE	VSSOP	DGK 8	8	1000	TBD	Call TI	Call TI	-40 to 125	S29B	Sample
LM3485MM/NOPB	ACTIVE	VSSOP	DGK 8	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	S29B	Sample
LM3485MMX	ACTIVE	VSSOP	DGK 8	8	3500	TBD	Call TI	Call TI	-40 to 125	S29B	Sample
LM3485MMX/NOPB	ACTIVE	VSSOP	DGK 8	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	S29B	Sample
LM3485Q1MM/NOPB	ACTIVE	VSSOP	DGK 8	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	SVJB	Sample
LM3485Q1MMX/NOPB	ACTIVE	VSSOP	DGK 8	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	SVJB	Sample

ie marketing status values are defined as follows:

**IVE:** Product device recommended for new designs.

**BUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**D:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**VIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OLETE:** TI has discontinued the production of the device.

o Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability and additional product content details.

: The Pb-Free/Green conversion plan has not been defined.

**ree (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**ree (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**in (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

SL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

TI continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF LM3485, LM3485-Q1 :**

Part Number: [LM3485](#)



Part Number: [LM3485-Q1](#)

Part Number: [LM3485-Q1](#)

Part Number: [LM3485-Q1](#)


Part Number: [LM3485-Q1](#)

Part Number: [LM3485-Q1](#)

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3485MM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3485MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3485MMX	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3485MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3485Q1MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3485Q1MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3485MM	VSSOP	DGK	8	1000	203.0	190.0	41.0
LM3485MM/NOPB	VSSOP	DGK	8	1000	203.0	190.0	41.0
LM3485MMX	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM3485MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM3485Q1MM/NOPB	VSSOP	DGK	8	1000	203.0	190.0	41.0
LM3485Q1MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4073329/E 05/06

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.